The next generation of adaptive optics (AO) systems on large telescopes will require immense computation performance and memory bandwidth, both of which are challenging with the technology available today. The objective of this work is to create a future-proof AO platform on a field programmable gate array (FPGA) architecture, which scales with the number of subapertures, pixels per subaperture, and external memory. We have created a scalable AO platform with an off-the-shelf FPGA development board, which provides an AO reconstruction time only limited by the external memory bandwidth. SPARC uses the same logic resources irrespective of the number of subapertures in the AO system. This paper is aimed at embedded developers who are interested in the FPGA design and the accompanying hardware interfaces. The central theme of this paper is to show how scalability is incorporated at different levels of the FPGA implementation. This work is a continuation of part 1 of the paper, which explains the concept, objectives, control scheme, and method of validation used for testing the platform.
Introduction
Adaptive optics (AO) can correct the aberrations in the optical wavefront (WF) due to turbulence in the atmosphere and can help ground-based telescopes make observations with an angular resolution approaching that of a space-based telescope with a similar aperture size. Most of the next generation of AO systems on large telescopes are planned with pupil plane wavefront sensors (WFS) and actuator-based deformable mirrors (DM). Matrix vector multiplication (MVM) is the preferred method for computing the DM shape from the WFS pixel inputs. The number of floating point operations (FLOPS) required for least square reconstructors and modal reconstructors scales with n 2 , where n represents the degrees of freedom of the AO system. 1 The number of FLOPS can be brought down to n × logðnÞ for Fourier-based reconstructors with the disadvantages of a complex algorithm, special case requirements, and a relatively higher error propagation. 2 The first-light laser guide star AO system on the Thirty Metre Telescope, called the Narrow Field Infrared Adaptive Optics System (NFIRAOS), will be required to solve a 35;000 × 7000 MVM within 1 ms. This requires a memory bandwidth close to 800 GB∕s and a computational power of 1.5 TeraFLOPS. 3 The computational resources necessary for a large-scale AO system still remain a nontrivial problem.
Early hardware designs [4] [5] [6] incorporated field programmable gate arrays (FPGAs) as possible candidates for implementing AO reconstruction on the NFIRAOS real-time controller (RTC). FPGAs and graphical-processing units (GPUs) have been competing from their inception to cater to the high-performance computation market. GPUs excel in cost, floating-point processing, and development costs while FPGAs are known for their predictable timing latency, low power consumption, and high-speed interfacing options. 7, 8 A recent stagnation in compelling FPGA hardware, the high initial programming overhead for FPGAs, and the rapid evolution of GPU and central processing unit (CPU) performance has resulted in GPUs and CPUs dominating the choice of computing hardware for NFIRAOS 3, 9, 10 and E-ELT 11, 12 AO over the years. The cost of hardware and development makes GPUs a compelling hardware choice for AO. The most recent hardware benchmarking results point to CPUs and Intel Xeon Phi coprocessors being preferred over GPUs. 13, 14 The European Southern Telescope (ESO) has also moved on from a combination of FPGAs and digital signal processors (DSPs) for its AO RTC 15 to a heterogeneous architecture involving CPUs and GPUs for mathematical processing and FPGAs for the highspeed interfacing. 16, 17 A similar scalable AO kernel involving an FPGA-based network interface card for peer-to-peer communication, with GPUs performing the intensive computational part, is explored by Perret et al. 18 A more recent approach from ESO (called Green Flash) aims to compare competing technologies of coprocessors, GPUs, and FPGAs for use as the computing platform for the AO system on the E-ELT. 19 With the advent of serial memory such as the hybrid memory cube (HMC) 20 and Intel's acquisition of Altera, there has been a resurgence of interest in the use of FPGAs as hardware accelerators; e.g., the Intel Stratix 10 is expected to have 5000 dedicated floating point units, 1 TB∕s of external serial memory bandwidth, and a 32-bit peak floating point throughput of 9.2 TeraFLOPS. 21 This performance is comparable to the Nvidia Titan X Pascal GPU, which is one of the most powerful GPUs in the market today. Other recent innovations by Xilinx 22, 23 also make FPGAs competitive with GPUs and CPUs in terms of performance. In light of new developments, E-ELT is considering the use of FPGAs for its AO RTC. 24 Rapid deployment of AO on a network of small telescopes is also possible with an AO RTC implemented on an FPGA platform, 25 as it helps in the reduction of programming overheads by acting as a plugand-play AO-on-a-chip.
We have developed an architecture that overcomes the primary weakness in FPGAs, namely, the special-skills programming need, with the implementation of this platform. SPARC is designed to form the basis to create a standard FPGA code framework for AO in the future. The standard framework with the option of modular changes in the core algorithm reduces the programming overhead. Compatibility across FPGA families is ensured by programming in the native VHDL language, while resorting to hardware-specific blocks only for a small fraction (25%) of the FPGA resources. FPGA-based hardware architectures for WF reconstruction have been attempted, 26, 27 but there have been few efforts to create a truly scalable platform, 19, [28] [29] [30] that also offers flexible interfaces for the input pixel stream from the WFS as well as output control stream for the DM. Part 1 31 of this paper explains the primary objective of the work, the computational hardware required for an AO system on a large telescope, architecture, methods of validation (including the interface with a real AO system), and the results from the same. Part 1 31 is targeted at astronomers and the users who are interested in understanding the AO performance of SPARC. Part 2 (this paper) describes in detail, the implementation of SPARC on an off-the-shelf FPGA development board. This part is targeted at FPGA developers and electronics engineers.
Section 2 describes the assumptions that we made in designing the platform. Section 3 explains the analysis of the minimum binary precision required for representing the reconstruction matrix while keeping the computational errors within acceptable limits. Section 4 gives the complete implementation map of the AO kernel. It includes the dataflow, necessary timing synchronizations, and the core reconstruction algorithm with the levels of scalability incorporated within the same. Section 5 consists of the results pertaining to the AO reconstruction time and the logic resources used by the FPGA. Section 6 explores future work and a possible roadmap for AO on FPGAs.
Assumptions
The assumptions have been derived from the objectives mentioned in part 1 31 of this work. We have assumed that the reconstruction matrix maps from a pupil plane WFS to an actuator-based DM, as is the case for the majority of AO systems deployed around the world. A Shack-Hartmann wavefront sensor (SHWFS) model is used with a center of gravity (CoG) algorithm for slope computation. This CoG algorithm is modular and implemented as a stand-alone function executed in a single clock cycle in the program and can be changed to any mathematical operation on a square array of pixels. This makes the algorithm adaptable with little programming effort to say, a pyramid WFS where a similar mathematical operation is executed for a square array of pixels (taken in a different format from the SHWFS). A strict implementation of Fried geometry and a conventional MVM with an ideal reconstruction matrix is considered for testing the platform.
As the reconstruction matrix is fed from an external source and generated from outside the FPGA, other geometries can be easily implemented. As the conversion of phase outputs to DM controller input is not resource-intensive and changes from controller to controller, it is assumed to be done outside of the FPGA. The pixels are considered to be coming through a single channel with the camera controller rearranging the pixels to be sent in the correct order. Again, this can be easily adapted to cater to other streaming scenarios of pixel data.
Precision Analysis
To reduce the complexity of implementation and to avoid the usage of device-specific floating-point IP cores, we use fixedpoint arithmetic for slope computation and AO reconstruction. The number of bits with which each variable is represented decides the rounding-off error, which propagates through the computation process. This final error can become substantial, considering the large number of multiply and accumulate (MAC) operations in AO reconstruction.
We conducted an analysis of the precision in number of bits that would be required to represent the reconstruction matrix without significant error in the phase outputs. As the other variables (phase, slope, etc.) do not need a large amount of memory, they are represented by 32 bits and are stored in the internal memory of the FPGA. A von Karman phase spectrum (modeled on the one created by Sedmak 32 ) was used as the input for modeling the atmospheric turbulence. We modeled the error propagation due to AO reconstruction for different values of the primary aperture diameter, number of subapertures, and the Fried parameter. Figure 1 shows the plot of the RMS residual error of the difference between the input and the reconstructed WF, against the number of bits used after the decimal point to represent the reconstruction matrix. A phase screen of size 10 m with seeing conditions corresponding to a Fried parameter of 5 and 10 cm (open and closed loop) is used for simulating an AO system having 64 × 64 subapertures with 8 × 8 pixels per subaperture.
The RMS WF error remains constant beyond 8 bits of precision. As errors in WF sampling and slope computation could propagate rapidly through the reconstruction matrix for bit accuracies lower than 8, each reconstruction matrix element was chosen to be stored as a 16-bit fixed point value. Fig. 1 Comparison between the RMS error between the input and the reconstructed WF, and the number of bits used after the decimal point to represent the reconstruction matrix.
Implementation
The platform requires an FPGA chip for the functioning of the AO loop and a DDR-type memory for storing the reconstruction matrix. The interface with a WFS or DM varies widely with the type of hardware used; hence, we have created a flexible wrapper to accommodate different interfaces. The implementation of the AO kernel is divided into three subsections. The arrows in the dataflow subsection show the connectivity between the different functional blocks. The timing synchronization explains how the platform adapts to the two different timing scenarios that arise as we scale up the size of the AO system. The third subsection explains how the platform is made scalable to enable the interfacing of DDR memories of varying clock frequencies and data widths. It also explains the constraints imposed by the type of memory (which is used to store the reconstruction matrix) and the logic resources in the FPGA. Figure 2 shows the broad division of the platform into three state machines and five clock regions, each of which are shaded by different colors. The clock regions only overlap at buffer regions, where data are input to the buffer at one clock frequency and output at another clock frequency. The three state machines directly map to the state machine implementation described in part 1 31 of this paper. The state machines are driven by different clock frequencies, according to the function and external interface to which the state machine exchanges the data with.
Dataflow

Pixel clock (clk_pixel)
The wavefront processing unit (WPU) state machine is responsible for simultaneously reading in the pixels from the WFS and the pipelined computation of slopes. The pixels from the WFS CCD are read into a temporary buffer, and the interface is isolated by the WPU. This is required as the interfaces of the different WFS cameras vary widely and the external interface needs to be isolated from the computational section of the WPU, both of which may work at different clock frequencies. We could choose a clock frequency of 100 MHz for the pixel clock because it did not drive any state machines or complex arithmetic. The number of slopes to be computed per clock cycle (of the slope clock) is set using a parameter named "iter." The "WPU buffer" (shown in Fig. 2) is created by the WPU to store the pixels in an arrangement that will facilitate the parallel readout of the pixel values for slope computation (as explained in Sec. 4.1.2).
Slope clock (clk_slope)
The WPU state machine enters the "centroid computation" mode after the pixels, corresponding to a single row of subapertures, are transferred to the WPU buffer. The number of slopes computed in a single clock cycle is dependent on the nature of the FPGA and can be changed through the variable "iter." The arrangement of the pixels in the WPU buffers allow for this capability. For, e.g., a sub-$100 Xilinx Spartan 6 will be able to compute 2 to 8 slopes/clock cycle while a Xilinx Virtex-7 chip which costs more than $5000 will able to compute up to 64 slopes/clock cycle. Any division operation (such as the one in the CoG algorithm) consists of cascaded subtractions and is difficult to be parallelized, leading to a maximum clock frequency of only 12.5 MHz for the slope clock. The parallel computation of slopes for several subapertures (within a row) compensates for the reduced clock frequency to a certain level. The time taken for slope computation is a fraction of the WFS frame time and the time needed for AO reconstruction and hence does not affect the overall latency of the AO loop.
Reconstructor clock (clk_recon)
The core reconstructor state machine communicates with the WPU state machine to start pixel acquisition when the reconstruction matrix is written into the DDR3 memory and all other subsystems become ready. The core reconstructor state machine enters the "slope transfer" state when the slopes corresponding to the first row of subapertures become ready. It instructs the DDR3 state machine to start reading out the entries from the relevant section of the reconstruction matrix, to be multiplied with the available slopes. The "MVM operation" block accepts the temporary phase values, the x-slopes and y-slopes of a particular subaperture, and the corresponding elements of the reconstruction matrix to complete a single MAC operation. The new phase values computed from the MAC operation are stored in the phase memory. The process is continued till all the slopes are multiplied with the elements of the complete reconstruction matrix. The number of multiplications in a single clock cycle is determined by the number of reconstruction matrix elements that are extracted from the DDR3 memory and Two banks of DDR3 memory are used to store the two halves of the reconstruction matrix corresponding to the x-slopes and yslopes, respectively. Unlike internal block RAM, there is an unpredictable delay between data request and availability for DDR3 memory. The function of the DDR3 state machine is to isolate the random delay between corresponding reconstruction matrix elements coming from the two DDR3 memory banks, from the rest of the platform. The DDR3 state machine also ensures that it can interface different DDR3 memory hardware with different bandwidths and data widths. For example, the current memory interface generator (MiG) provided by Xilinx for DDR3 memory on the VC-709 board works at a clock frequency of 200 MHz with a data width of 512 bits. The DDR3 state machine converts this data stream into a data width of 2048 bits at a clock frequency of 50 MHz to interface with the core reconstructor. 
Timing Synchronization
If we consider Fried geometry with n × n subapertures, the number of reconstruction matrix elements that are required to be multiplied with a single slope is ðn þ 1Þ 2 . For a single row of subapertures in a small AO system, the time elapsed for retrieving the reconstruction matrix elements is less than the combined time elapsed for reading out the pixels and computing the slopes of the next row of subapertures. For example, Fig. 3(a) shows the timing diagram of AO reconstruction for a single row of subapertures in a 12 × 12 subaperture system. The pixel readout for the n'th row of subapertures is shown in Fig. 3(a) , with the slope computation and the MVM operation of the ðn − 1Þ'th row of subapertures [after the pixels corresponding to the ðn − 1Þ'th row of subapertures have been read by the FPGA]. We are assuming 4 × 4 pixels per subaperture with each pixel being read out of a buffer every 10 ns. In the current example, eight slopes are generated at every clock pulse of 80 ns. The time remaining for multiplying the slopes of the row of subapertures with the corresponding reconstruction matrix elements is 1.84 μs. For that single row of subapertures, the actual time taken for the readout of the elements from a 64-bit DDR3 RAM operating at 1600 MHz and the corresponding multiplication is only 160 ns. Hence, the entire AO reconstruction gets completed almost immediately after the last row of subapertures is read in. For a 50 × 50 subaperture system with the same number of pixels per subaperture, clock signals, and development board, AO reconstruction for a row of subapertures takes 24 to 26 μs. In this case [ Fig. 3(b) ], the entire AO reconstruction will take longer than that is required for reading out all the pixels from the WFS. The top module makes the platform scalable by adapting to the two scenarios to ensure the correct functioning of the AO reconstruction pipeline. Figure 4 shows a detailed schematic of the flow of data from the DDR3 memory to the MVM operation and explains how scalability is implemented in the FPGA logic. The reconstruction matrix is split into two parts to be multiplied with the x-slopes and the y-slopes. Bank A stores the x-slope section and bank B stores the y-slope section of the reconstruction matrix. The total size of the matrix is ðn þ 1Þ 2 × 2n 2 . Although we have used DDR3 memory, the FPGA logic is compatible with any DDR memory coupled with a compatible MiG provided by Xilinx. This would be useful for implementing a small AO system using cheaper FPGAs that are compatible with DDR and DDR2 memory. We assume a generalized DDR clock frequency of ddr_clk. The Xilinx MiG converts the DDR clock frequency of ddr_clk (1600 MHz in our case) to ddr_clk nCK (200 MHz in our case), while simultaneously increasing the data width by nCK times (eight in our case) to preserve bandwidth. The frequency conversion is determined by Xilinx and can vary with the nature of memory used and the FPGA. The role of the reconstructor FIFO is to output the reconstruction matrix elements at the clock frequency of the core reconstruction algorithm. For the VC-709 board and a nonpipelined DSP architecture, we can perform the AO reconstruction at 50 MHz. If the frequency at which the AO reconstruction is done is denoted by recon_clk E Q -T A R G E T ; t e m p : i n t r a l i n k -; s e c 4 . 3 ; 6 3 ; 7 3 0
Scalability of the Reconstruction Algorithm
where nfifo is a constant in the program which can be varied to configure the FIFO to work seamlessly with any DDR IP core and with any FPGA. For the VC-709 development board, the DDR3 IP core frequency ( ddr_clk nCK ) is 200 MHz, and the AO reconstruction happens at 50 MHz (recon_clk), which requires nfifo to be set to 4.
The same dataflow ensures that the reconstruction matrix elements are continuously being read out from the DDR memory even though the AO reconstruction works at a lower frequency. If we assume that the reconstruction matrix elements (or data words) read out from the DDR RAM every clock cycle is D.W., the number of DSPs instantiated is 2 × D:W × nCK × nfifo. For our prototype on the VC-709 board, 256 parallel DSPs are used every clock cycle. At every clock cycle, the core reconstructor instantiates D:W × nCK × nfifo parallel instances of the following operation (performed by the parallel array of DSP blocks shown in Fig. 4 ): where recon_mat is the reconstruction matrix stored as a vector in DDR memory, x_slope is the slope value of each subaperture in the x-direction, y_slope is the slope value of each subaperture in the y-direction, nrow is the row number of the reconstruction matrix element, and ncol is the column number of the reconstruction matrix element. The operation continues till the value of ncol reaches n 2 . The "phase" block is the corresponding intermediate phase value stored in the internal block RAM of the FPGA after every MAC operation, as part of the bigger MVM operation.
The performance of the platform is determined by the performance of the DDR memory (ddr_clk and data width) and availability of logic in the FPGA (determined by the number of DSPs that are available in the FPGA).
Results
As explained in Sec. 2, the system was validated through a hardware-in-the-loop (HIL) simulation over the peripheral connect interface express (PCIe) interface. HIL simulation creates a range of atmospheric turbulence characteristics for different telescope aperture sizes and the performance of SPARC is tested for a range of subaperture sizes. This simulation measures the AO reconstruction time and verifies the phase outputs generated by SPARC. The HIL simulation could not provide a real-time simulation because of the large pixel-processing time at the end of the host PC. Hence, an interface was built between the FPGA platform to connect with the WFS and the DM of the iRobo-AO system. The iRobo-AO system is closely modeled on Robo-AO, 33 which was built through a collaboration between the Inter-University Centre for Astronomy and Astrophysics (IUCAA) and California Institute of Technology. The iRobo-AO system is currently residing as a laboratory platform at IUCAA awaiting on-sky installation. More details about the HIL and iRobo-AO interface, along with results from the validation are provided in part 1 31 of the paper.
SPARC is designed to be scalable with respect to the following parameters:
1. Number of pixels and pixels per subaperture: the number of subapertures and pixels per subaperture are variables at the top level of the FPGA code, and any change in the variables will automatically cascade seamlessly to change the FPGA design (memory allocation, state machine behavior, DSP usage, reconfigurable IPs, etc.) without any need to change the main program.
2. Memory bandwidth: as explained in Sec. 4.3, the external DDR memory is connected to a reconfigurable FIFO in the FPGA, which can adapt seamlessly to connect to different memory data widths and frequencies.
3. Portability across FPGA families: the main program is developed using native VHDL (with no external IPs), which makes SPARC adaptable with the FPGAs produced by most companies around the world. The nonportable part constitutes about 25%, which mainly involves the communication through external interfaces (DDR, PCIe, etc.).
The results related to the loop time and the logic resources used by the platform are presented here. The results pertaining to AO time-series results are given in part 1 31 of the paper. Even for the AO system with the largest number of subapertures (50 × 50) that we tested the platform with, the logic resources on the off-the-shelf inexpensive development board was not a constraint. Figure 5 shows the comparison between the actual time taken for AO reconstruction per frame at different SHWFS subaperture sizes, with the time taken by an ideal DDR3 RAM (without delays or latencies) on the development board. The time taken by an ideal DDR3 RAM is given by the ratio of the size of the reconstruction matrix to the rated memory bandwidth. Although the state machine and the memory interface introduce latencies and delays, the performance is limited by the memory bandwidth. We have made the system scalable with the clock speed and data width of the DDR memory to make the platform compatible with faster memory modules. On the VC-709 development board, the complete AO reconstruction for a 50 × 50 subaperture frame (with 4 × 4 pixels per subaperture) takes 1.283 ms out of which about 1 ms is taken for fetching the reconstruction matrix from the DDR3 memory. If the DDR3 memory is replaced with a DDR4 memory with a bandwidth of 2400 MHz and a data width of 72 bits (similar to what is provided on the Bittware XUSP3S development board 34 ), the closed loop time for the AO system will reduce to around 950 to 1000 μs. Figure 6 shows that the logic resource usage and internal block RAM utilization stays constant for different values of subaperture sizes. The logic resource utilization is only dependent on the number of slopes computed per clock cycle 35 16 slopes/clock cycle. The platform uses a little more than 30% of logic resources for the current configuration and meets the timing requirements of the FPGA on the development board.
Discussion
The competition between GPUs and FPGAs in the different fields of high-performance computing platforms is intense, and the time lag between innovation and commercialization is quite small. Any software implementation on highly parallel platforms should not only be backward compatible but also be future proof and flexible to incorporate hardware which is yet to be envisioned. The work toward a scalable platform, which is FPGA agnostic and at the same time be flexible to incorporate future memory modules, was created with the vision to be flexible with regards to how fast the technology moves in the field.
We believe that the advent of serial memory modules such as the HMC and the high bandwidth memory (HBM) will remove the memory bandwidth bottlenecks that limit the computational requirements of current large AO systems. Both HMC and HBM are the result of a combination of a three-dimensionally stacked memory with a high-speed serial interface (similar to multigigabit optical transceivers). HMCs from Micron, which are commercially available from the beginning of 2017, deliver a theoretical memory bandwidth of 160 GB∕s per chip, which would be about six to eight times the bandwidth of the fastest DDR-type memories available today. HMCs are also available on FPGA development boards from at least three certified partners of both Xilinx and Altera. HBMs are currently available on high-performance GPUs 36 but are expected to be available on the next generation of Xilinx Ultrascale+ FPGAs. 37 Our future goal is to adapt this platform to a combination of Xilinx Ultrascale+ 22,23 FPGAs interfaced with a serial memory (when they become mainstream), which can enable the effortless implementation of extreme-AO requirements for large telescopes. The attractiveness of the SPARC platform is that it can equally easily be used on less powerful FPGAs and memory modules that are slower and has a lower memory bandwidth, to cater to the needs of small telescopes.
